Table 1. Performance of summary of the proposed PLL

Technology	CMOS 0.35
VDD	3.3 V
Output Frequency	810~1400 MHz
Reference Frequency	20 MHz
Phase Noise	−103 dBc/Hz @1 MHz
Die Area	700 μm × 450 μm